S1C31D51/50 (rev2.02)



32-bit Single Chip Microcontroller

- Arm® 32-bit RISC CPUcore Cortex®-M0+
- Embedded 192K bytes Flash memory (Program & Sound ROM), 10K(D51)/8K(D50) bytes RAM
- Enable to output voice guidance on a buzzer in addition to a speaker
- "Voice/Audio Play" (2ch mixing play, Voice Speed Conversion w/o CPU resource)
- "Self Memory Check" w/o CPU resource

DESCRIPTIONS



The S1C31D51/D50 is a 32-bit Arm® Cortex®-M0+ MCU which integrates a specific hardware block called the HW Processor. Normally, the buzzer does not provide sufficient voice quality and sound pressure, but our newly developed algorithm allows the buzzer to play the voice, and even devices that could not be equipped with a speaker and voice guidance can generate an error or warning, and can improve usability for the end user.

The HW Processor can perform 2ch Voice/Audio Play, Voice Speed Conversion, and Self Memory Check without using any CPU resource, and the S1C31D51/D50 is suitable for home electronics, white goods, and battery-based products which require voice and audio playback.

In addition, the audio playback format uses a high-compression, high-quality sound algorithm, which makes it possible to install multiple languages.

Furthermore, the EPSON Voice Creation PC tool makes development without studio recording easy.

■ FEATURES

Model	S1C31D50	S1C31D51							
CPU									
CPU core	Arm® 32-bit RISC CPU core Cortex [®] -M0+								
Other	Serial-wire debug ports (SW-DP) and a micro to	race buffer (MTB) included							
Embedded Flash memory									
Capacity	192K bytes (for both instructions and data)								
Erase/program count	1,000 times (min.) * When being programmed I	000 times (min.) * When being programmed by the dedicated flash loader							
Other	On-board programming function								
	Flash programming voltage can be generated i	nternally.							
Embedded RAMs									
General-purpose RAM	8K bytes + 14K bytes (when HW Processor is not active)	10K bytes + 12K bytes (when HW Processor is not active)							
HW Processor									
Voice Audio Play FUNCTION									
Voice/Audio Algorithm	EPSON high quality & High compress algorithm	n							
Play channels	2ch mixing support (example: Ch0: voice, Ch1:	BGM)							
Sampling Frequency	15.625kHz, (suitable for background music + V	oice play)							
Bitrate	16/24/32/40 kbps								
Voice Speed Conversion	75% - 125% (5% step)								
Self Memory Check FUNCTION									
On Chip RAM Check	W/R Check, MARCH-C								
On Chip Flash check	Checksum, CRC								
External SPI-Flash Check	Checksum, CRC								
Sound DAC	•								
Sampling Frequency	15.625kHz								
External Differential Circuit Spea	ker DAC/Electromagnetic Buzzer DAC/Piezoe	lectric buzzer DAC							
Sampling Frequency (A16bit PWM timer (T16B) is used)	(not supported)	15.625kHz							
Serial interfaces									
UART (UART3)	3 channels								
	Baud-rate generator included, IrDA1.0 support								
	Open drain output, signal polarity, and baud ra								
	Infrared communication carrier modulation out	put function							
Synchronous serial interface (SPIA)	3 channels								
	2 to 16-bit variable data length								
	The 16-bit timer (T16) can be used for the bau	d-rate generator in master mode.							
Quad synchronous serial interface	1 channel								
(QSPI)	Supports single, dual, and quad transfer mode								
	Low CPU overhead memory mapped access n flash memory with XIP (eXecute-In-Place) mod	node that can directly read data from the external e.							
I ² C (I2C)	3 channels								
	Baud-rate generator included								


Model	S1C31D50 S1C31D51
DMA Controller (DMAC)	
Number of channels	4 channels
Data transfer bus	Memory to memory, memory to peripheral, and peripheral to memory
Transfer mode	Basic, ping-pong, scatter-gather
DMA trigger source	UART3, SPIA, QSPI, I2C, T16B, ADC12A, and software
Clock generator (CLG)	
System clock source	4 sources (IOSC/OSC1/OSC3/EXOSC)
System clock frequency	VD1 voltage mode = mode0: 16 MHz (max.)
(operating frequency)	VD1 voltage mode = mode1: 1.8 MHz (max.)
IOSC oscillator circuit	VD1 voltage mode = mode0: 8/2/1 MHz (typ.) software selectable
(boot clock source)	VD1 voltage mode = mode1: 1.9/0.9 MHz (typ.) software selectable
	10 µs (max.) starting time (time from cancelation of SLEEP state to vector table read by the CPU
OSC1 oscillator circuit	32.768 kHz (typ.) crystal oscillator
	32kHz (typ.) embedded oscillator
	Oscillation stop detection circuit included
OSC3 oscillator circuit	16 MHz (max.) crystal/ceramic oscillator
	16/8/4MHz (typ) embedded oscillator
EXOSC clock input	16 MHz (max.) square or sine wave input
Other	Configurable system clock division ratio
	Configurable system clock used at wake up from SLEEP state
	Operating clock frequency for the CPU and all peripheral circuits is selectable.
I/O port (PPORT)	
	PKG48pin : 39bit(max.)
oorts	PKG64pin : 55bit(max.)
	PKG80pin : 71bit(max.)
	PKG100pin : 91bit (max.)
	Pins are shared with the peripheral I/O.
Number of input interrupt ports	PKG48pin : 33bit(max.)
	PKG64pin : 49bit(max.)
	PKG80pin : 65bit(max.)
	PKG100pin : 85bit (max.)
Number of ports that support	
universal port multiplexer (UPMUX)	PKG64pin : 24bit(max.)
	PKG80pin : 27bit(max.)
	PKG100pin : 32bit (max.)
	A peripheral circuit I/O function selected via software can be assigned to each port.
Timers	
Watchdog timer (WDT2)	Generates NMI or watchdog timer reset.
	Programmable NMI/reset generation cycle
Real-time clock (RTCA)	128–1 Hz counter, second/minute/hour/day/day of the week/month/year counters
Real-time Clock (RTCA)	
	Theoretical regulation function for 1-second correction
	Alarm and stopwatch functions
16-bit timer (T16)	8 channels
	Generates the SPIA and QSPI master clocks, and the ADC12A operating clock/ trigger signal.
16-bit PWM timer (T16B)	2 channels
	Event counter/capture function
	PWM waveform generation function
	Number of PWM output or capture input ports: 4 ports/channel
Supply voltage detector (SVD3)	
Number of channels	1 channel
Detection voltage	
	VDD or an external voltage (2 external detection ports are available)
	VDD or an external voltage (2 external detection ports are available.)
Detection level	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V)
Detection level	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode
Detection level Other	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V)
Detection level Other 12-bit A/D converter (ADC12A)	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation.
Detection level Other 12-bit A/D converter (ADC12A) Conversion method	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels Number of analog signal inputs	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels Number of analog signal inputs	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels Number of analog signal inputs R/F converter (RFC)	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels Number of analog signal inputs R/F converter (RFC) Conversion method	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel 8 ports/channel (max)
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels Number of analog signal inputs R/F converter (RFC) Conversion method Number of conversion channels	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel 8 ports/channel (max) CR oscillation type 24-bit counters 1 channel
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels R/F converter (RFC) Conversion method Number of conversion channels Supported sensors	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel 8 ports/channel (max) CR oscillation type 24-bit counters
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels R/F converter (RFC) Conversion method Number of conversion channels Supported sensors IR remote controller (REMC3)	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel 8 ports/channel (max) CR oscillation type 24-bit counters 1 channel DC bias resistive sensors
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels R/F converter (RFC) Conversion method Number of conversion channels Supported sensors R remote controller (REMC3) Number of transmitter channels	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel 8 ports/channel (max) CR oscillation type 24-bit counters 1 channel DC bias resistive sensors 1 channel
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels R/F converter (RFC) Conversion method Number of conversion channels Supported sensors IR remote controller (REMC3)	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel 8 ports/channel (max) CR oscillation type 24-bit counters 1 channel DC bias resistive sensors 1 channel EL lamp drive waveform can be generated (by the hardware) for an application ex- ample.
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels Number of analog signal inputs R/F converter (RFC) Conversion method Number of conversion channels Supported sensors IR remote controller (REMC3) Number of transmitter channels Other	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel 8 ports/channel (max) CR oscillation type 24-bit counters 1 channel DC bias resistive sensors 1 channel
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels Number of analog signal inputs R/F converter (RFC) Conversion method Number of conversion channels Supported sensors IR remote controller (REMC3) Number of transmitter channels Other Reset	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel 8 ports/channel (max) CR oscillation type 24-bit counters 1 channel DC bias resistive sensors 1 channel EL lamp drive waveform can be generated (by the hardware) for an application ex- ample. Output inversion function
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels Number of analog signal inputs R/F converter (RFC) Conversion method Number of conversion channels Supported sensors IR remote controller (REMC3) Number of transmitter channels Other Reset	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel 8 ports/channel (max) CR oscillation type 24-bit counters 1 channel DC bias resistive sensors 1 channel EL lamp drive waveform can be generated (by the hardware) for an application ex- ample.
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels R/F converter (RFC) Conversion method Number of conversion channels Supported sensors R remote controller (REMC3) Number of transmitter channels	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel 8 ports/channel (max) CR oscillation type 24-bit counters 1 channel DC bias resistive sensors 1 channel EL lamp drive waveform can be generated (by the hardware) for an application ex- ample. Output inversion function
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels Number of analog signal inputs R/F converter (RFC) Conversion method Number of conversion channels Supported sensors IR remote controller (REMC3) Number of transmitter channels Other Reset #RESET pin	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel 8 ports/channel (max) CR oscillation type 24-bit counters 1 channel DC bias resistive sensors 1 channel EL lamp drive waveform can be generated (by the hardware) for an application ex- ample. Output inversion function Reset when the reset pin is set to low. Reset at power on.
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels Number of analog signal inputs R/F converter (RFC) Conversion method Number of conversion channels Supported sensors IR remote controller (REMC3) Number of transmitter channels Other Reset #RESET pin Power-on reset Brown-out reset	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel 8 ports/channel (max) CR oscillation type 24-bit counters 1 channel DC bias resistive sensors 1 channel EL lamp drive waveform can be generated (by the hardware) for an application ex- ample. Output inversion function Reset when the reset pin is set to low. Reset when the power on. Reset when the power supply voltage drops (when VDD ≤ 1.45 V (typ.) is detected).
Detection level Other 12-bit A/D converter (ADC12A) Conversion method Resolution Number of conversion channels Number of analog signal inputs R/F converter (RFC) Conversion method Number of conversion channels Supported sensors IR remote controller (REMC3) Number of transmitter channels Other Reset #RESET pin Power-on reset	VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) Intermittent operation mode Generates an interrupt or reset according to the detection level evaluation. Successive approximation type 12 bits 1 channel 8 ports/channel (max) CR oscillation type 24-bit counters 1 channel DC bias resistive sensors 1 channel EL lamp drive waveform can be generated (by the hardware) for an application ex- ample. Output inversion function Reset when the reset pin is set to low. Reset at power on.

Model	S1C31D50 S1C31D51
Interrupt	
Non-maskable interrupt	6 systems (Reset, NMI, HardFault, SVCall, PendSV, SysTic)
	External interrupt: 3 systems
Programmable interrupt	Internal interrupt: 27 systems
Power supply voltage	
VDD operating voltage	1.8 to 5.5 V * If VDD > 3.6 V, the VD1 voltage mode must be mode0.
	sh2.4 to 5.5 V (when VPP is supplied externally)
programming	2.7 to 5.5 V (when VPP is generated internally)
SPI-Flash interface power supp	
VDDQSPI	3.0 to 3.6V (possible to set main VDD:5v, SPI-Flash power supply :3.3v)
Operating temperature	
Operating temperature range	-40 to 85 °C
Current consumption (Typ. valu	e)
SLEEP mode *1	0.46 µA
	IOSC = OFF, OSC1 = OFF, OSC3 = OFF
	0.95 μΑ
	IOSC = OFF, OSC1 = 32.768 kHz (crystal oscillator), OSC3 = OFF, RTCA = ON
HALT mode *2	1.8 µA
	IOSC = OFF, OSC1 = 32.768 kHz (crystal oscillator), OSC3 = OFF
RUN mode	243 µA/MHz
	VD1 voltage mode = mode0, CPU = OSC3 (16MHz)
	155 µA/MHz
	VD1 voltage mode = mode1, CPU = IOSC (2MHz)
Shipping form	
1	TQFP12-48PIN (P-TQFP048-0707-0.50, 7mm x 7mm, 0.5mm pitch)
2	QFP13-64PIN (P-LQFP064-1010-0.50, 10mm x 10mm, 0.5mm pitch)
3	TQFP14-80PIN (P-TQFP080-1212-0.50, 12mm x 12mm, 0.5mm pitch)
4	QFP15-100PIN (P-LQFP100-1414-0.50, 14mm x 14mm, 0.5mm pitch)
	sleep mode in the Cortex®-M0+ processor


1 SLEEP mode refers to deep sleep mode in the Cortex®-M0+ processor.

*2 HALT mode refers to sleep mode in the Cortex $\ensuremath{\mathbb{R}}\xspace$ -M0+ processor.


Block Diagram




Pin Configuration Diagram




QFP13-64





QFP15-100pin



 \checkmark

Pin Descriptions

Symbol meanings Assigned signal: The signal listed at the top of each pin is assigned in the initial state. The pin function must be switched via software to assign another signal (see the "I/O Ports" chapter).

I/O:	l O I/O P A Hi-Z	= Input = Output = Input/output = Power supply = Analog signal = High impedance state
Initial state:	I (Pull-up) I (Pull-down) Hi-Z O (H) O (L)	 Input with pulled up Input with pulled down High impedance state High level output Low level output
Tolerant fail-safe str	ucture:	·

= Over voltage tolerant fail-safe type I/O cell included

							Package			
Pin name	Assigned signal	I/O	Initial state	Tolerant fail-safe structure	Function	48-pin	64-pin	80-pin	100-pin	
VDD	VDD	Р	-	-	Power supply (+)	\checkmark	\checkmark	\checkmark	\checkmark	
VSS	VSS	Р	-	-	GND	\checkmark	\checkmark	\checkmark	\checkmark	
VPP	VPP	Р	-	- Power supply for Flash programming		\checkmark	\checkmark	\checkmark	\checkmark	
VD1	VD1	А	-	-	V _{D1} regulator output	\checkmark	\checkmark	\checkmark	\checkmark	
VDDQSPI	VDDQSPI	Р	-	-	QSPI interface/P9 port group power supply	\checkmark	\checkmark	\checkmark	\checkmark	
OSC1	OSC1	Α	-	-	OSC1 oscillator circuit input	\checkmark	\checkmark	\checkmark	\checkmark	
OSC2	OSC2	Α	-	-	OSC1 oscillator circuit output	\checkmark	\checkmark	\checkmark	\checkmark	
TEST	TEST	1	I(Pull-down)	-	Test mode enable input	1	1	\checkmark	\checkmark	
#RESET	#RESET	1	I(Pull-up)	-	Reset input		√	√		
P00	P00	1/0			I/O port	v	· ·	v		
1.00	UPMUX	1/0	Hi-Z	\checkmark	User-selected I/O (universal port multiplexer)	-	-	-	\checkmark	
P01	P01	I/O		,	I/O port				,	
	UPMUX	I/O	Hi-Z	\checkmark	User-selected I/O (universal port multiplexer)	-	-	-	\checkmark	
P02	P02	I/O	Hi-Z	\checkmark	I/O port		_	_	\checkmark	
	UPMUX	I/O	1 11-2	~	User-selected I/O (universal port multiplexer)		<u> </u>	<u> </u>	v	
P03	P03	I/O	Hi-Z	\checkmark	I/O port		\checkmark	\checkmark	\checkmark	
5.1	UPMUX	I/O	=	•	User-selected I/O (universal port multiplexer)				,	
P04	P04 UPMUX	1/O 1/O	Hi-Z	\checkmark	I/O port User-selected I/O (universal port multiplexer)	√	\checkmark	\checkmark	\checkmark	
P05	P05	1/0			I/O port				+	
F03	UPMUX	1/0	Hi-Z	\checkmark	User-selected I/O (universal port multiplexer)	~	\checkmark	\checkmark	\checkmark	
P06	P06	1/0			I/O port					
	UPMUX	I/O	Hi-Z	\checkmark	User-selected I/O (universal port multiplexer)	√	\checkmark	\checkmark	\checkmark	
P07	P07	I/O	Hi-Z	\checkmark	I/O port			\checkmark		
	UPMUX	I/O	HI-Z	~	User-selected I/O (universal port multiplexer)	-	-	V	V	
P10	P10	I/O			I/O port					
	UPMUX	I/O	Hi-Z	-	User-selected I/O (universal port multiplexer)	-	-	\checkmark	\checkmark	
5	ADIN7	A			12-bit A/D converter Ch.0 analog signal input 7				$ \rightarrow $	
P11	P11 UPMUX	1/O			I/O port		,	,	,	
	ADIN6	1/O A	Hi-Z	-	User-selected I/O (universal port multiplexer) 12-bit A/D converter Ch.0 analog signal input 6		\checkmark	\checkmark	\checkmark	
P12	P12	1/0			I/O port				+	
1 12	UPMUX	1/0	Hi-Z	-	User-selected I/O (universal port multiplexer)		\checkmark	1	./	
	ADIN5	A			12-bit A/D converter Ch.0 analog signal input 5		Ŷ	Ň	Ň	
P13	P13	I/O			I/O port				\square	
	UPMUX	I/O	Hi-Z	-	User-selected I/O (universal port multiplexer)	\checkmark	\checkmark	\checkmark	\checkmark	
	ADIN4	Α			12-bit A/D converter Ch.0 analog signal input 4					
P14	P14	I/O			I/O port					
	UPMUX	I/O	Hi-Z	-	User-selected I/O (universal port multiplexer)	\checkmark	\checkmark	\checkmark	\checkmark	
	ADIN3	A			12-bit A/D converter Ch.0 analog signal input 3		Ľ			

							Package				
Pin name	in name Assigned I/O Initia		Initial state	Tolerant fail-safe structure	Function		64-pin	80-pin	100-pin		
P15	P15	I/O	11: 7		I/O port User-selected I/O (universal port multiplexer)	,	,	,			
	UPMUX ADIN2	I/O A	Hi-Z	-	12-bit A/D converter Ch.0 analog signal input 2	√	\checkmark	\checkmark	\checkmark		
P16	P16	1/0			I/O port				-		
1 10	UPMUX	I/O	Hi-Z	-	User-selected I/O (universal port multiplexer)	\checkmark	\checkmark	\checkmark	\checkmark		
	ADIN1	A			12-bit A/D converter Ch.0 analog signal input 1			·			
P17	P17	I/O			I/O port						
	UPMUX	I/O	Hi-Z	-	User-selected I/O (universal port multiplexer)	\checkmark	\checkmark	\checkmark	\checkmark		
	ADIN0	Α			12-bit A/D converter Ch.0 analog signal input 0						
P20	P20	I/O			I/O port						
	SENB0	A	Hi-Z	\checkmark	R/F converter Ch.0 sensor B oscillator pin	√	\checkmark	\checkmark	\checkmark		
D 04	UPMUX	I/O			User-selected I/O (universal port multiplexer)				<u> </u>		
P21	P21	I/O	11: 7	/	I/O port		,	,	,		
	SENA0 UPMUX	A I/O	Hi-Z	\checkmark	R/F converter Ch.0 sensor A oscillator pin User-selected I/O (universal port multiplexer)	√	\checkmark	\checkmark	\checkmark		
P22	P22	1/O			I/O port						
F ZZ	REF0	A	Hi-Z	\checkmark	R/F converter Ch.0 reference oscillator pin	√	\checkmark	\checkmark	\checkmark		
	UPMUX	1/0	1 11-2	v	User-selected I/O (universal port multiplexer)	- V	v	v	Ň		
P23	P23	I/O			I/O port				1		
	RFIN0	A	Hi-Z	\checkmark	R/F converter Ch.0 oscillator input	\checkmark	\checkmark	\checkmark	\checkmark		
	UPMUX	I/O			User-selected I/O (universal port multiplexer)						
P24	P24	I/O	Hi-Z	\checkmark	I/O port		\checkmark	\checkmark			
	UPMUX	I/O	ni-2	\checkmark	User-selected I/O (universal port multiplexer)	-	\checkmark	\checkmark	\checkmark		
P25	P25	I/O	Hi-Z	\checkmark	I/O port		\checkmark	\checkmark	\checkmark		
	UPMUX	I/O	1 11-2	v	User-selected I/O (universal port multiplexer)	_	v	v	v		
P26	P26	I/O	Hi-Z	\checkmark	I/O port	-	\checkmark	\checkmark	\checkmark		
5	UPMUX	I/O		•	User-selected I/O (universal port multiplexer)			·	Ļ		
P27	P27	I/O	Hi-Z	\checkmark	I/O port	-	\checkmark	\checkmark	\checkmark		
P30	UPMUX P30	I/O I/O			User-selected I/O (universal port multiplexer)						
F30	RFCLKO0	0	Hi-Z	\checkmark	R/F converter Ch.0 clock monitor output	_ √	\checkmark	\checkmark	1		
	UPMUX	1/0	1 11-2	v	User-selected I/O (universal port multiplexer)	`	v	v	Ň		
P31	P31	1/0			I/O port				1		
	REMO	0	Hi-Z	\checkmark	IR remote controller transmit data output	\checkmark	\checkmark	\checkmark	\checkmark		
	UPMUX	I/O			User-selected I/O (universal port multiplexer)						
P32	P32	I/O			I/O port						
	CLPLS	0	Hi-Z	\checkmark	IR remote controller clear pulse output	\checkmark	\checkmark	\checkmark	\checkmark		
	UPMUX	I/O			User-selected I/O (universal port multiplexer)						
P33	P33	I/O	Hi-Z	\checkmark	I/O port		\checkmark	\checkmark	\checkmark		
	UPMUX	I/O	2	v	User-selected I/O (universal port multiplexer)		v	v	v		
P34	P34	I/O	Hi-Z	\checkmark	I/O port	-	\checkmark	\checkmark	\checkmark		
Doc	UPMUX	I/O			User-selected I/O (universal port multiplexer)						
P35	P35 UPMUX	1/O 1/O	Hi-Z	\checkmark	I/O port User-selected I/O (universal port multiplexer)	-	-	\checkmark	\checkmark		
P36	P36	1/0			I/O port				+		
1 30	UPMUX	1/O	Hi-Z	\checkmark	User-selected I/O (universal port multiplexer)	-	-	-	\checkmark		
P37	P37	I/O			I/O port				<u> </u>		
	UPMUX	I/O	Hi-Z	\checkmark	User-selected I/O (universal port multiplexer)	-	-	-	\checkmark		
P40	P40	I/O			I/O port		,	,			
	VREFA	Α	Hi-Z	-	12-bit A/D converter Ch.0 reference voltage input	- √	\checkmark	\checkmark	\checkmark		
P41	P41	I/O	Hi-Z	\checkmark	I/O port	-	-	\checkmark	\checkmark		
P42	P42	I/O	Hi-Z	\checkmark	I/O port	-	-	\checkmark	\checkmark		
P43	P43	I/O	Hi-Z	\checkmark	I/O port	-	\checkmark	\checkmark	\checkmark		
P44	P44	I/O	Hi-Z	\checkmark	I/O port	-	\checkmark	\checkmark	\checkmark		
P45	P45	I/O			I/O port				1		
-	#ADTRG	1	Hi-Z	\checkmark	12-bit A/D converter Ch.0 trigger input	\checkmark	\checkmark	\checkmark	\checkmark		
P46	P46	I/O	11: 7	1	I/O port	,	,	,	,		
	RTC1S	0	Hi-Z	\checkmark	Real-time clock 1-second cycle pulse output	- √	\checkmark	\checkmark	L√		
P47	P47	I/O	Hi-Z	\checkmark	I/O port	-	-	-	\checkmark		
P50	SDACOUT_P	I/O			Sound DAC positive output	,	,	,	,		
	P50		O(L)	\checkmark	I/O port	- √	\checkmark	\checkmark	\checkmark		
P51	SDACOUT_N	I/O	O(L)	/	Sound DAC negative output		\checkmark	/	/		
	P51			\checkmark	I/O port	~	V	~	V		
P52	P52	I/O	Hi-Z	\checkmark	I/O port	-	-	\checkmark			

							Pac		
Pin name	name Assigned I/O Initial state fail-safe structure		Function	48-pin	64-pin	80-pin	100-01		
P53	P53	I/O	Hi-Z	\checkmark	I/O port	-	-	\checkmark	\checkmark
P54	P54	I/O	Hi-Z	\checkmark	I/O port	-	-	-	\checkmark
P55	P55	I/O	Hi-Z	\checkmark	I/O port	-	-	-	\checkmark
P56	P56	I/O	Hi-Z	\checkmark	I/O port	-	-	-	\checkmark
P57	P57	I/O	Hi-Z	\checkmark	I/O port	-	-	-	\checkmark
P60	P60	I/O	Hi-Z	\checkmark	I/O port	-	-	-	\checkmark
P61	P61	I/O	11: 7	/	I/O port		,	\checkmark	
	EXSVD0	А	Hi-Z	\checkmark	Supply voltage detector external voltage detection input 0	~	\checkmark	\checkmark	\checkmark
P62	P62	I/O	Hi-Z	\checkmark	I/O port		\checkmark	\checkmark	\checkmark
	EXSVD1	Α			Supply voltage detector external voltage detection input 1	v	v	v	Ň
P63	P63	I/O	Hi-Z	\checkmark	I/O port	-	-	\checkmark	\checkmark
P64	P64	I/O	Hi-Z	\checkmark	I/O port	-	-	\checkmark	\checkmark
P65	P65	I/O	Hi-Z	\checkmark	I/O port	-	-	-	\checkmark
P66	P66	I/O	Hi-Z	\checkmark	I/O port	-	-	-	\checkmark
P67	P67	I/O	Hi-Z	\checkmark	I/O port	-	-	-	\checkmark
P70	P70	I/O	Hi-Z	\checkmark	I/O port	-	\checkmark	\checkmark	\checkmark
P71	P71	I/O	Hi-Z	\checkmark	I/O port	-	\checkmark	\checkmark	\checkmark
P72	P72 EXCL10	I/O	Hi-Z	\checkmark	I/O port 16-bit PWM timer Ch.1 event counter input 0	~	\checkmark	\checkmark	\checkmark
P73	P73 EXCL11	1/O	Hi-Z	\checkmark	I/O port 16-bit PWM timer Ch.1 event counter input 1	~	\checkmark	\checkmark	\checkmark
P74	P74	1/0	Hi-Z	√	I/O port		-	\checkmark	√
P75	P75	1/O	Hi-Z			-	-	-	v √
P76	P76	1/O	Hi-Z	√	I/O port	-	_	-	v √
P77	P77	1/O	Hi-Z	 √	I/O port	-	-	-	v √
P80	P80	1/O	Hi-Z	√	I/O port	_	-	- -	V
P81	P81	1/O	Hi-Z	 ✓	I/O port	_	- _	√ √	v √
P82	P82	1/O	Hi-Z	 ✓	I/O port		√ √	\checkmark	v √
P83	P83	1/0	1 11-2		I/O port	-	V	V	~
F03	EXOSC	1/0	Hi-Z	\checkmark	Clock generator external clock input	- √	\checkmark	\checkmark	\checkmark
P84	P84	1/0			I/O port				
	EXCL00	1	Hi-Z	\checkmark	16-bit PWM timer Ch.0 event counter input 0	_ √	\checkmark	\checkmark	\checkmark
P85	P85	I/O	Hi-Z	\checkmark	I/O port		\checkmark	\checkmark	\checkmark
	EXCL01	I	HI-Z	~	16-bit PWM timer Ch.0 event counter input 1	V	~	~	V
P86	P86	I/O	Hi-Z	\checkmark	I/O port	-	-	\checkmark	\checkmark
P87	P87	I/O	Hi-Z	\checkmark	I/O port	-	-	\checkmark	\checkmark
P90	P90	I/O	Hi-Z	\checkmark	I/O port	_ √	./	\checkmark	./
	QSPICLK0	I/O	1112	~	Quad synchronous serial interface Ch.0 clock input/output	v	v	v	v
P91	P91 QSDIO00	1/O 1/O	Hi-Z	\checkmark	I/O port Quad synchronous serial interface Ch.0 data input/output	~	\checkmark	\checkmark	\checkmark
P92	P92	1/0			I/O port				
	QSDIO01	1/0	Hi-Z	\checkmark	Quad synchronous serial interface Ch.0 data input/output	~	\checkmark	\checkmark	\checkmark
P93	P93	I/O	ы; 7	1	I/O port	,	,	,	,
	QSDIO02	I/O	Hi-Z	\checkmark	Quad synchronous serial interface Ch.0 data input/output	~	\checkmark	\checkmark	\checkmark
P94	P94	I/O	Hi-Z	\checkmark	I/O port		./	\checkmark	/
	QSDIO03	I/O	1 11-2	~	Quad synchronous serial interface Ch.0 data input/output	v	v	~	v
P95	P95	I/O			I/O port	_			
	#QSPISS0	I/O	Hi-Z	\checkmark	Quad synchronous serial interface Ch.0 slave-select input/output	\checkmark	\checkmark	\checkmark	\checkmark

							Package		
Pin name	Assigned signal	I/O	Initial state	Tolerant fail-safe structure	Function	48-pin	64-pin	80-pin	100-pin
PA0	PA0	I/O	Hi-Z	\checkmark	I/O port	-	-	\checkmark	\checkmark
PA1	PA1	I/O	Hi-Z	\checkmark	I/O port	-	\checkmark	\checkmark	\checkmark
PA2	PA2	I/O	Hi-Z	\checkmark	I/O port	-	\checkmark	\checkmark	\checkmark
PA3	PA3	I/O	Hi-Z	/	I/O port	_	/		/
	FOUT	0	n-z	\checkmark	Clock external output		\checkmark	\checkmark	\checkmark
PA4	PA4	I/O	Hi-Z	\checkmark	I/O port	-	-	\checkmark	\checkmark
PA5	PA5	I/O	Hi-Z	\checkmark	I/O port	-	-	-	\checkmark
PA6	PA6	I/O	Hi-Z	\checkmark	I/O port	-	-	-	\checkmark
PD0	SWCLK	I	Hi-Z	/	Serial-wire debugger clock input		,		,
	PD0	I/O	HI-Z	\checkmark	I/O port	- √	\checkmark	\checkmark	\checkmark
PD1	SWD	I/O	Hi-Z	1	Serial-wire debugger data input/output	~		/	
	PD1	I/O		~	I/O port		\checkmark	V	~
PD2	PD2	I/O	Hi-Z		I/O port	_	1	/	\checkmark
	OSC3	Α	n-z	-	OSC3 oscillator circuit input	V	\checkmark	\checkmark	~
PD3	PD3	I/O	Hi-Z		I/O port	~	\checkmark	/	\checkmark
	OSC4	Α	111-2	-	OSC3 oscillator circuit output	V	V	~	V
PD4	PD4	I/O	Hi-Z	\checkmark	I/O port	-	-	\checkmark	\checkmark
PD5	PD5	I/O	Hi-Z	\checkmark	I/O port	-	-	-	\checkmark


Universal port multiplexer (UPMUX) The universal port multiplexer (UPMUX) allows software to select the peripheral circuit input/output function to be assigned to each pin from those listed below.

Peripheral circuit	Signal to be assigned	I/O	Channel number n	Function
I ² C	SCLn	I/O	n=0,1,2	I2C Ch.n clock input/output
(I2C)	SDAn	I/O	11=0,1,2	I2C Ch.n data input/output
UART	USINn		~ 010	UART Ch.n data input
(UART3)	USOUTn	0	n=0,1,2	UART Ch.n data output
Current resource a seriel	SDIn	_		SPIA Ch.n data input
Synchronous serial interface	SDOn	0	- 04 0	SPIA Ch.n data output
(SPIA)	SPICLKn	I/O	n=0,1,2	SPIA Ch.n clock input/output
(SFIA)	#SPISSn			SPIA Ch.n slave-select input
	TOUTn0/CAPn0	I/O		T16B Ch.n PWM output/capture input 0
16-bit PWM timer	TOUTn1/CAPn1	I/O	- 0.4	T16B Ch.n PWM output/capture input 1
(T16B)	TOUTn2/CAPn2	I/O	n=0,1	T16B Ch.n PWM output/capture input 2
	TOUTn3/CAPn3	I/O		T16B Ch.n PWM output/capture input 3


■ EPSON Voice Creation PC Tool

EPSON Voice creation PC tool makes voice related development easy because of no-studio recording, no narrator arrangement. This tool supports languages in the table below (all female voice), and easily creation, modification can be done, by "wav file" import function, existing wav file can be used.

Asia	America	Europe
Chinese	American English	British English
Japanese	American Spanish	German
Korean	Canadian French	French
—	—	Spanish
—	—	Italian
—	—	Russian



Basic External Connection Diagram



Revision History

		Revision details					
Date	Rev.	Page	Туре	Details			
2018/7/30	1.00	All	New	New release			
2020/6/30	2.00	All	Changed	Added S1C31D51			
2020/12/15	2.01	All	Changed	Deleted "FEAUTURES" – Embedded RAMS – Instruction cache Modified "Basic External Connection Diagram"			
2020/2/15	2.02	p.13	Changed	Corrected "Basic External Connection Diagram"			

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies. ©Seiko Epson Corporation 2021, All rights reserved

Seiko Epson Corporation

Sales & Marketing Division

Device Sales & Marketing Department

29th Floor, JR Shinjuku Miraina Tower, 4–1–6 Shinjuku, Shinjuku–ku, Tokyo 160–8801, Japan EPSON semiconductor website

global.epson.com/products_and_drivers/semicon/

Document code: 413699104 First issue July 2018 Revised June 2020 in Japan Revised December 2020 in Japan Revised February 2021 in Japan