

CMOS 32-BIT SINGLE CHIP MICROCONTROLLER

S1C31 Family Peripheral Circuit Sample Software Manual



SEIKO EPSON CORPORATION

Evaluation board/kit and Development tool important notice

- 1. This evaluation board/kit or development tool is designed for use for engineering evaluation, demonstration, or development purposes only. Do not use it for other purposes. It is not intended to meet the requirements of design for finished products.
- 2. This evaluation board/kit or development tool is intended for use by an electronics engineer and is not a consumer product. The user should use it properly and in a safe manner. Seiko Epson dose not assume any responsibility or liability of any kind of damage and/or fire coursed by the use of it. The user should cease to use it when any abnormal issue occurs even during proper and safe use.
- 3. The part used for this evaluation board/kit or development tool may be changed without any notice.

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

Arm, Cortex, Keil and μVision are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. IAR Systems, IAR Embedded Workbench, C-SPY, I-jet, IAR and the logotype of IAR Systems are trademarks or registered trademarks owned by IAR Systems AB. SEGGER and J-Link are trademarks or registered trademarks of SEGGER Microcontroller GmbH & Co. KG. All rights reserved. All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

"Reproduced with permission from Arm Limited. Copyright © Arm Limited"

©SEIKO EPSON CORPORATION 2021, All rights reserved.

Table of Contents

1. (Over	ſview	1
1.1	0	perating Environment	1
2 F	Perip	oheral circuit sample software package configuration	2
2.1	F	older configuration	2
2.2	Sa	ample Software configuration	3
2.3	E١	valuation board settings	4
3 F	Perip	oheral circuit sample software execution	5
3.1	A	dvance preparation	5
3	5.1.1	Software download	5
3	.1.2	Hardware Connections	5
3	.1.3	Connection with USB adapter for UART	5
3.2	E	xecution procedure by IAR EWARM	7
3	.2.1	Start IAR EWARM	<u>7</u>
3	.2.2	Workspace Open	7
3	2.3	Active Project Selecting	o o
3	2.4	Flash Loader Setting	
3	.2.6	Project Build	
3	.2.7	Project Download and Debug	12
3.3	E	xecution procedure by KEIL MDK-ARM (µVision)	
3	.3.1	Start MDK-ARM (µVision)	
3	.3.2	Workspace Open	13
3	.3.3	Active Project Selecting	14
3	.3.4	Debug Probe Setting	
3	5.3.5	Flash Loader Setting	
3	.3.0	Project Dound and Debug	17 ۱۵
3			10
4 F	Perip	oheral circuit sample software	19
Revi	sior	ו History	20

1. Overview

This manual describes how to use the peripheral circuit sample software included in the S1C31xxx peripheral circuit sample software package. The peripheral circuit sample software is intended to show how to use the peripheral circuit library to control the S1C31xxx peripheral circuits.

In addition to this manual, please also refer to the following.

- S1C31xxx Technical Manual ... Microcontroller details. Available from Seiko Epson website.
- S5U1C31xxxTx Manual ... Evaluation Board details. Available from Seiko Epson website.
- Manual for debug probe and integrated development environment

1.1 Operating Environment

Before running the peripheral circuit sample software, prepare the following components:

- Evaluation Board
 - S5U1C31xxxTx evaluation board equipped with S1C31 Family
- Debug Probes *1
 - IAR Systems I-jet or SEGGER J-Link
- Integrated Development Environment
 - IAR Embedded Workbench for ARM[®] (IAR EWARM) or MDK-ARM[®] (uVision)
- S1C31 Setup Tool Package
 - Flash loader and configuration files (.svd, etc.)
- Other Devices (option)

*1: I-jet is available only with IAR EWARM. J-Link is available for both IAR EWARM and MDK-ARM.

2 Peripheral circuit sample software package configuration

2.1 Folder configuration

The configuration of the S1C31xxx peripheral circuit sample software package is as follows.

```
S1C31xxxSamplePKG very yy.zip
[S1C31xxxSamplePKG_very_yy]
       - [Licenses] : License group
       - [Drivers] : Driver group
             [board] : Drivers related to the evaluation board
                 \left| - \left[ S5U1C31xxxTx \right] \right|
                      - [ARM]
                      |- [IAR]
                      - board.c/.h : Evaluation board setting program
                       - settings.h : Definition file for setting the function of the evaluation board
            - [CMSIS] : CMSIS driver
                 - [Device]
                      |- [S1C31xxx]
                           |- [Include]
                                 |-S1C31xxx.h : CMSIS peripheral circuit access layer header file
                                - ...
                           |- [Source]
                                |- [ARM]
                                |- [IAR]
                                     |- startup_S1C31xxx.s : CMSIS startup program
                                - system_S1C31xxx.c : CMSIS peripheral circuit access layer program
                 - [Driver]
                       - [Include]
                            - Driver EEPROM.h : CMSIS EEPROM emulation library driver definition
                            |- Driver_Flash.h : CMSIS self-programming library driver definition
                            |- ...
                      - [Source]
                           - Driver_EEPROM.c
                  - [SVD]
           |- [sePeripheralLibrary] : Peripheral circuit library
                |- se_clg.c/.h
                 |- se_i2c.c/.h
                |- ...
       - [Middlewares] : Middleware group
            - [seEepromLibrary] : EEPROM emulation library
            - [seFlashLibrary] : Self-programming library driver definition
       - [Projects] : Sample software group
            - [Applications] : Various application software
                 - [BOOTLOADER] : Sample software for boot loader
                  - [EEPROM] : Sample software for EEPROM emulation library
                 - [FLASH] : Sample software for self-programming library
                 - [IEC60730SELF] : Sample software for self-testing
            - [Demonstration] : Various demonstration software
           |- [Examples] : Peripheral circuit sample software
                 - [CLG] : Each peripheral circuit function
                      |- [ARM] : Project for MDK-ARM
                      - [IAR] : Project for IAR EWARM
                      |- main.c
                  -[I2Ċ]
                 - [PPORT]
                 - [WORKSPACE] : A workspace that collects project of each peripheral circuit function
      - [Tools] : Tools used by the sample software
      README e.txt
      README_j.txt
```

Figure 2.1.1 Configuration of the S1C31xxx peripheral circuit sample software package

2.2 Sample Software configuration

2

The sample software (project) included in the S1C31xxx peripheral circuit sample software package uses various drivers included in the "Drivers" folder. The software layer of the sample software is shown in Figure 2.2.1.



Figure 2.2.1 Software layer of sample software

In addition, as shown in Figure 2.2.2, the sample software is started from the CMSIS startup program (startup_S1C31xxx.s), and the system initialization process is executed at startup.



Figure 2.2.2 Sample software startup sequence

2.3 Evaluation board settings

The settings.h file contained in the "Drivers ¥ board" folder defines the function settings of the evaluation board. Table 2.3.1 shows the setting constants and settings in the settings.h file. These setting constants are commented out and undefined by default. If necessary, uncomment it.

Configuration Feature	Defined	Un-defined
UART_PRINTF	The standard library printf function outputs to the UART console. Additional hardware is required. For Keil IDE, this configuration feature should be defined.	The semihosting library printf function outputs to the IAR IDE terminal window.
EXECUTE_ON_OSC3	The CPU switches to the clock that optionally can be run from crystal or internal trimmable oscillator in the BoardInit function.	The CPU uses the default clock.
OSC3_AUTOTRIMMING_ON IOSC_AUTOTRIMMING_ON	OSC3 or IOSC trimming is performed in the BoardInit() function to achieve higher CPU clock accuracy.	OSC3 or IOSC trimming is not performed. This results in a shorter boot time.
OSC3_SRC_XTAL	Crystal is source of OSC3	Internal RC oscillator is source of OSC3
CACHE_ENABLED	The cache is enabled for the Flash targets. No importance for Debug targets,	The cache is not enabled for the Flash targets.
TICKLESS_ENABLED	SYSTICK interrupt is disabled.	SYSTICK interrupt is used to keep track of the elapsed CPU time since the last boot.
BOOT_LOADER	Executing code is a boot loader.	Executing code is an application.
QSPI_MODE_SINGLE	QSPI SINGLE mode is selected.	QSPI DUAL or QUAD modes are selected.
SPIA_DMA	Use DMA for SPIA_MASTER and SPIA_SLAVE projects.	Do not use DMA for SPIA_MASTER and SPIA_SLAVE projects.

Table 2.3.1 S1C31	Family Evaluation	Board Definition
-------------------	-------------------	-------------------------

Notes:

- The definition of "Configuration Feature" is different for each model.
- To use the UART console for input/output, un-comment UART_PRINTF in the settings.h file.
- In cases where the CPU deep sleep function is used, un-comment TICKLESS_ENABLED in the settings.h file.

2

4

3 Peripheral circuit sample software execution

This section describes how to execute the peripheral circuit sample software.

3.1 Advance preparation

3.1.1 Software download

Follow the steps below to download and install the software.

(1) Download the integrated development environment

Download the integrated development environment (IAR EWARM or MDK-ARM (µVision)). After downloading, follow the installer to install.

(2) Download the S1C31 setup tool package

Download the S1C31 setup tool package (.exe) from Seiko Epson microcontroller website. Please download from the following.

Seiko Epson microcontroller website > EPSON Web Sites > Semiconductors > Microcontrollers > Arm[®] > Software Development Tool

After downloading, follow the installer to install the flash loader and configuration file suitable for your integrated development environment.

(3) Download the S1C31xxx peripheral circuit sample software package

Download the S1C31xxx Peripheral circuit sample software package (.zip) from Seiko Epson microcontroller website. Please download from the following.

Seiko Epson microcontroller website > EPSON Web Sites > Semiconductors > Microcontrollers > Arm[®] > Application Note / Sample Program

3.1.2 Hardware Connections

Use the following to execute and debug the peripheral circuit sample software.

- S5U1C31xxxTx evaluation board
- Debug probes (IAR Systems I-jet or SEGGER J-Link)

About details of the hardware connection, refer to the "S5U1C31xxxTx Manual".

3.1.3 Connection with USB adapter for UART

The peripheral circuit sample program that uses UART uses a USB adapter for UART. By connecting the evaluation boat to the PC using the USB adapter for UART, UART communication with the PC becomes possible. Figure 3.1.3.1 show the connection for an USB Adapter for UART to the evaluation board. About the connection with the evaluation board, refer to "S5U1C31xxxTx Manual".

To perform UART communication, it is necessary to build the sample program with the definition of UART_PRINTF in the settings.h file enabled (see Section 2.3). In addition, it is necessary to start the serial communication terminal software on the PC and set the serial port. Table 3.1.3.1 shows the serial port setting values.



Figure 3.1.3.1 USB Adapter for UART Wiring to Evaluation Board

Parameter	Setting Value
Baud rate	115200 bps
Data	8 bits
Stop bits	1 bits
Parity	None

Tabla	3131	Sorial	Dort	Sottings	for	Terminal	Softwar	~~
rable	S. I.S. I	Senai	POIL	Settings	101	renninai	Sollwar	е

Notes: USB adapter for UART used in Figure 3.1.3.1 is a commercial product, not provided by Seiko Epson. Please purchase as necessary.

Seiko Epson Corporation

3.2 Execution procedure by IAR EWARM

3.2.1 Start IAR EWARM

Start IAR EWARM. About details on the version of IAR EWARM used to evaluate the peripheral circuit sample software, refer to "README_j.txt" in the S1C31xxx peripheral circuit sample software package.

3.2.2 Workspace Open

The S1C31xxx Peripheral Circuit Sample Software Package provides projects for each peripheral circuit function as peripheral circuit sample software. It provides a workspace that collects projects for each peripheral circuit function.

To open the workspace, click [File] > [Open Workspace] on the IAR EWARM menu, move to the "Projects¥Examples¥WORKSPACE¥IAR" folder and select the "Examples.eww" file. (Figure 3.2.2.1)

IAR Embedded Workbench IDE									
File	Edit	View	Project	Tools	Window	Help			
1	New Fil	e			Ctr	rl+N			
10	New W	orkspac	e						
1	Open F	ile			Ctr	1+0			
*	Open V	Vorkspa	ice						
A	Open H	leader/9	Source File	2	Ctrl+Shif	t+H			
٥	Close				Ctrl	+F4			
5	Save W	orkspac	e						
a	Save W	orkspac	e As						
5	Close V	Vorkspa	ce						
	Save				Ct	rl+S			
Ð	Save As								
	Save Al	I							
5	Page Se	etup							
	Print				Ct	rl+P			
	Recent	Files				•			
	Recent	Worksp	aces			•			
8	Exit								

Figure 3.2.2.1 Workspace Open

3.2.3 Active Project Selecting

To build the project, right-click the project to be built and executed in [Workspace] window on IAR EWARM and select the [Set as Active] in right-clicked menu. By using the drop-down list at the top of the [Workspace] window, the active project and build configuration can be selected at the same time (Figure 3.2.3.1).

File Edit View Project J-Link Tools Window Help Workspace Image: Cl.G2 - DebugFlash Files Image: Cl.G2 - DebugFlash Image: Cl.G2 - DebugFlash <t< th=""><th colspan="9">😌 Examples - IAR Embedded Workbench IDE - Arm</th></t<>	😌 Examples - IAR Embedded Workbench IDE - Arm								
Workspace Image: Click of the system Vorkspace Image: Click of the system CLG2 - DebugFlash Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system Image: Click of the system <t< td=""><td>File Edit View Project J-Link T</td><td>ools Window Help</td></t<>	File Edit View Project J-Link T	ools Window Help							
Workspace Image: CLG2 - DebugFlash Files Image: CLG2 - DebugFlash Image: CLG2 - DebugFlash Image: Options Image: CLG	i 🗅 🗅 🖻 🕋 📑 🛛 X 🗈 🖸 I	50 - < 0							
CLG2 - DebugFlash Files E Examples B ADC12A - DebugFlash B ADC12A - DebugFlash B ADC12A - DebugFlash B CLG2 - DebugFlash B DMAC - DebugFlash B DMAC - DebugFlash B DMAC - DebugFlash B NEMCHECK - DebugFlash B OPPORT - DebugFlash B QSPI - DebugFlash B QSPI_DMA - DebugFlash B QSPI_MASTER - Debug B RFC - DebugFlash B RFC - DebugFlash B RFC - DebugFlash B SOUNDPLAY - DebugFlash B SOUNDREC - DebugFlash B SOUNDREC - DebugFlash B SVD3 - DebugFlash B SVD3 - DebugFlash B SVD3 - DebugFlash B Vartia - DebugFlash B Varta - DebugFlash	Workspace	→ ↓ X							
Files Image: Click of the second	CLG2 - DebugFlash	~							
Image: Second State Sta	Files	o •							
Image: Click of the second system Options Image: Click of the second system Options Image: Click of the second system Make Image: Click of the second system Stop Build Image: Click of the second system Make Image: Click of the second system Stop Second system Image: Click of the second system Make Image: Click of the second system <t< td=""><td>🗉 🗖 Examples</td><td></td></t<>	🗉 🗖 Examples								
Image: CLG2 - DebugFlash Options Image: DMAC - DebugFlash Make Image: DMAC - DebugFlash Compile Image: DMAC - DebugFlash Compile Image: DMAC - DebugFlash Rebuild All Image: DMAC - DebugFlash Clean Image: DMAC - DebugFlash Clean Image: DMA - DebugFlash Clean Image: DMA - DebugFlash Clean Image: DMA - DebugFlash C-STAT Static Analysis Image: DMA - DebugFlash Stop Build Image: DMA - DebugFlash Add Image: DMA - DebugFlash Remove Image: DMA - DebugFlash Rename Image: DMA - DebugFlash Version Control System Image: DMA - DebugFlash Open Containing Folder Image: DMA - DebugFlash File Properties									
+# DMAC - DebugFlash Make +# 12C - DebugFlash Compile +# MEMCHECK - DebugFlash Rebuild All +# QSPI - DebugFlash Clean +# QSPI_DMA - DebugFlash C-STAT Static Analysis +# QSPI_SLAVE - DebugFlash C-STAT Static Analysis +# QSPI_SLAVE - DebugFlash Add +# RFC - DebugFlash Add +# SOUNDPLAY - DebugFl Remove +# SPIA_MASTER - DebugFl Renove +# SOUNDREC - DebugFle Renove +# SVD3 - DebugFlash Version Control System +# T16 - DebugFlash File Properties +# WDT2 - DebugFlash Set as Active	- 🕀 🌒 CLG2 - DebugFlash	Options							
Image: Sector	Hand The Han	Make							
Image: Complete Complete Complete Image: Complete Rebuild All Image: Complete Clean Image: Complete C-STAT Static Analysis Image: Complete Stop Build Image: Complete Stop Build Image: Complete Add Image: Complete Remove Image: Complete Remove Image: Complete Rename Image: Complete Rename Image: Complete Version Control System Image: Complete Set as Active Image: Complete Set as Active	🗕 🕀 🛑 l2C - DebugFlash	Compile							
Image: Constraint of the second system Rebuild All Image: Constraint of the second system Rebuild All Image: Constraint of the second system Clean Image: Constraint of the second system Clean Image: Constraint of the second system Stop Build Image: Constraint of the second system Stop Build Image: Constraint of the second system Stop Second system Image: Constraint of the second system Stop Second system Image: Constraint of the second system Stop Second system Image: Constraint of the second system Stop Second system Image: Constraint of the second system Stop Second system Image: Constraint of the second system Stop Second system Image: Constraint of the second system Stop Second system Image: Constraint of the second system Stop Second system Image: Constraint of the second system Stop Second system Image: Constraint of the second system Stop Second system Image: Constraint of the second system Stop Second system Image: Constraint of the second system Stop Second system Image: Constraint of the second system Second system Image: Constraint of the second system	Hand MEMCHECK - DebugFla	B. L. H. All							
Image: Clean Clean Image: Clean Clean Image: Clean C-STAT Static Analysis Image: Clean Stop Build Image: Clean Add Image: Clean Remove Image: Clean Remove Image: Clean Remove Image: Clean Remove	PPORT - DebugFlash	Rebuild All							
Image: Construction of the second system C-STAT Static Analysis Stop Build Image: Construction of the second system Stop Build Add Stop Build Image: Construction of the second system Stop Build Add Stop Build Image: Construction of the second system Stop Build Add Stop Build Image: Construction of the second system Stop Build Add Stop Build Image: Construction of the second system Stop Build Add Stop Build Image: Construction of the second system Stop Build Add Stop Build Image: Construction of the second system Stop Build Add Stop Build Image: Construction of the second system Stop Build Add Stop Build Image: Construction of the second system Stop Build Add Stop Build Image: Construction of the second system Stop Build Stop Build Stop Build Image: Construction of the second system Stop Build Stop Build Stop Build Image: Construction of the second system Stop Build Stop Build Stop Build Image: Construction of the second system Stop Build Stop Build		Clean							
Image: Start of the start		C-STAT Static Analysis							
Stop Build Stop Build Stop Build Stop Build Add Stop Build Remove Rename Stop Build Rename Version Control System Stop Build Version Control System Stop Build Version Control System Stop Build Open Containing Folder Set as Active									
⊕ RFC - DebugFlash ⊕ RTCA - DebugFlash ⊕ SOUNDPLAY - DebugFlash ⊕ SOUNDPLAY - DebugFlash ⊕ SOUNDREC - DebugFlash ⊕ SPIA_MASTER - DebugFlash ⊕ SPIA_SLAVE - DebugFlash ⊕ SVD3 - DebugFlash ⊕ T16 - DebugFlash ⊕ T16B - DebugFlash ⊕ UART3 - DebugFlash ⊕ WDT2 - DebugFlash	HT BEMC3 - DebugElash	Stop Build							
Image: Second system Image: Second system Image: Second	He RFC-DebugFlash	Add							
Image: Source of the second system Remove Image: Source of the second system Rename Image: Source of the second system Remove Image: Source of the second system Remove </td <td>Here RTCA - DebugFlash</td> <td>Add</td>	Here RTCA - DebugFlash	Add							
Image: Source of the second system Rename Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System Image: Source of the second system Version Control System	-⊕ ● SOUNDPLAY - DebugF	Remove							
→ ① ● SPIA_MASTER - DebugFl → ① ● SPIA_SLAVE - DebugFl → ① ● SVD3 - DebugFlash → ① ● T16 - DebugFlash → ① ● T16B - DebugFlash → ① ● T16B - DebugFlash → ① ● UART3 - DebugFlash → ① ● WDT2 - DebugFlash ● ① ● WDT2 - DebugFlash	🗕 🕂 🖶 🗣 SOUNDREC - DebugFla	Rename							
→ ① ● SPIA_SLAVE - DebugFl Version Control System > → ① ● SVD3 - DebugFlash Open Containing Folder → ① ● T16 - DebugFlash File Properties → ① ● UART3 - DebugFlash Set as Active	H-⊞ ● SPIA_MASTER - Debug								
→ 型 SVD3 - DebugFlash Open Containing Folder → 型 ● T16 - DebugFlash File Properties → 型 ● UART3 - DebugFlash Set as Active		Version Control System >							
		Open Containing Folder							
Image: Hose Debug Flash Image: Hose Debug Flash Image: Hose Debug Flash Set as Active	T16B - DebugFlash	File Properties							
□ ■ ■ WDT2 - DebugFlash Set as Active	HT OUABT3-DebugElash	The Properties in							
	Let WDT2 - DebugFlash	Set as Active							

Figure 3.2.3.1 Active Project Setting

Seiko Epson Corporation

3.2.4 Debug Probe Setting

When connecting a debug probe to the evaluation board for debugging, it is necessary to set the driver according to the type of debug probe used.

To select the debug probe driver, follow the procedure below. (Figure 3.2.4.1)

3

- (1) Select the [Project] > [Option] in the IAR EWARM menu.
- (2) Select the [Debugger] in the [Category] list on the [Options for node "{project}"] dialog.
- (3) Select the [Setting] tab, and then select the debug probe in the [Driver] drop-down list as shown below.
 - When using the I-jet , select the "I-jet/JTAGjet".
 - When using the J-Link, select the "J-Link/J-Trace".

Examples - IAR Embedded Workbench IDE File Edit View Project Llink Tools	- Arm Window Help		Options for node "ADC12A"		×
Workspace 🗸	μx		Category:		Factory Settings
ADC12A - DebugFlash	~		General Options		
			Static Analysis	(3)	
Files 🗘	•		Runtime Checking		
🖻 🗖 Examples			C/C++ Compiler	Setup Download Images Multicore Extra Options Plugins	
H(1) ADC12A - DebugFlash	Options		Assembler		
H → ⊕ CLG2 - DebugHash			Output Converter	Driver 🔽 Run to	
He DMAC - DebugFlash	Make		Custom Build	J-Link/J-Trace V main	
HENCHECK DebugFlash	Compile		Build Actions		
DEPORT DebugFlash	Rebuild All		Linker	Setup macros	
	Class	(2) Debugger	Use macro file(s)	
GSPI-Debug lasin	Clean		Simulator		
	C-STAT Static Analysis >		CADI		***
B OSPL SLAVE - DebugElash			CMSIS DAP		
HT BEMC3 - DebugElash	Stop Build		GDB Server		
Here BEC-DebugElash	Add		I-iet		
He RTCA-DebugFlash	Add		J-Link/J-Trace	Device description file	
He SOUNDPLAY - DebugFla	Remove		TI Stellaris	Override default	
- SOUNDREC - DebugFlash	Rename		Nulink		
- SPIA MASTER - DebugFI			PEmicro	\$100LKIT_DIK\$#CONFIG#debugger#cpson#s1C51D5x.ddf	
- SPIA_SLAVE - DebugFlash	Version Control System >		STJINK		
			Third-Party Driver		
DebugFlash	Open Containing Folder				
-⊞ ● T16B - DebugFlash	File Properties			·	
- UART3 - DebugFlash	Color Anting				
🛛 🖵 🌒 WDT2 - Debug Flash	Set as Active				
				OK Cancel	

Figure 3.2.4.1 Debug Probe Setting

3.2.5 Flash Loader Setting

Set up a flash loader to download the internal Flash memory for active projects. To set the flash loader, follow the procedure below. (Figure 3.2.5.1).

- (1) Select the [Project] > [Option] in the IAR EWARM menu.
- (2) Select the [Debugger] in the [Category] list on the [Options for node "{project}"] dialog.
- (3) Select the [Download] tab.
- (4) Enable the [Use flash loader(s)] checkbox.
- (5) Enable the [Override default .board file] checkbox.
- (6) Click the [...] button and select "S1C31xxx_int.board" as a board file.

Examples - IAR Embedded Workbench IDE	- Arm		Options for node "ADC12A"		×
File Edit View Project J-Link Tools	Window Help				
C 10 🗈 🕒 🖷 🖆 🕹 15	C .	< Q :			
Workspace	• 4 X		Category:		Factory Settings
ADC12A - DebugFlash	~		General Options		
			Static Analysis	(3)	
Files	•		Runtime Checking		
🗆 🗖 Examples			C/C++ Compiler	Setup Download Images Multicore Extra Options Plugins	
H(1) ADC12A - DebugFlash	Options		Assembler		
E CLG2 - DebugFlash			Output Converter	Driver Run to	
H → DMAC - DebugFlash	Make		Custom Build	I-Link/I-Trace	
H → E ■ I2C - DebugFlash	Compile		Build Actions		
HE MEMCHECK - DebugHash	Robuild All		Linker	Setup macros	
PPORI - DebugFlash	Nebulia Ali		2) Debugger	Ulse macro file(s)	
HE QSPI-DebugHash	Clean	· · · ·	Simulator		
USPI_DMA-DebugHash	C-STAT Static Analysis	>	CADI		
	e on trotade ratalysis		CHEIS DAD		
DEMO2 DehusElash	Stop Build		CDR Server		
HE REMU3 - DebugHash			GDB Server		
PHE RFC-DebugFlash	Add	>	I-jet	Device description file	
	Remove		J-Link/J-Trace	Override default	
BOUNDPLAY - DebugFla	Remove		TI Stellaris		
	Rename		Nu-Link	\$TOOLKIT_DIR\$¥CONFIG¥debugger¥Epson¥S1C31xxx.ddf	
	Version Control System	>	PE micro		
SVD2-DebugFlash	version control oystem		ST-LINK		
T16-DobugElach	Open Containing Folder		Third-Party Driver		
T16B - DobugElech	File Properties		TT MCD FFT		
HT IABT3-DebugFlash					
WDT2 - DebugElash	Set as Active				
				OK Cancel	

Figure 3.2.5.1 Flash Loader Setting

3.2.6 Project Build

To build an active project, select one of the build commands [Make] or [Rebuild All] from the [Project] in the IAR EWARM menu (Figure 3.2.6.1).

Also, the batch build option to build the projects of all peripheral circuit function at once is available. To use the batch build option, select the [Project] > [Batch build...] > "all_DebugFlash" in the IAR EWARM menu.



3

Figure 3.2.6.1 Build Commands

3.2.7 Project Download and Debug

Following a successful build, download the program image of the active project to MCU on the evaluation board. To download the program image, select the [Project] > [Download and Debug] in IAR EWARM menu (Figure 3.2.7.1).

The project image is loaded in the internal flash memory and debugging is started.



Figure 3.2.7.1 Download and Debug

3.3 Execution procedure by KEIL MDK-ARM (µVision)

3

3.3.1 Start MDK-ARM (µVision)

Start MDK-ARM (µVision). About details on the version of MDK-ARM used to evaluate the peripheral circuit sample software, refer to "README_j.txt" in the S1C31xxx peripheral circuit sample software package.

3.3.2 Workspace Open

The S1C31xxx Peripheral Circuit Sample Software Package provides projects for each peripheral circuit function as peripheral circuit sample software. It provides a workspace that collects projects for each peripheral circuit function.

To open the workspace, click [Project] > [Open Project...] on the uVision menu, move to the "Projects¥Examples¥WORKSPACE¥ARM" folder and select the "Examples.uvmpw" file. (Figure 3.3.2.1)



Figure 3.3.2.1 Workspace Open

3.3.3 Active Project Selecting

To build the project, select a project to be built and executed. Right-click the target project in [Project] window on μ Vision and select the [Set as Active Project] in right-clicked menu . Next, select the build configuration listed in the drop-down list on the tool bar of μ Vision (Figure 3.3.3.1).



Figure 3.3.3.1 Active Project Setting

3

3.3.4 Debug Probe Setting

When connecting a debug probe to the evaluation board for debugging, it is necessary to set the driver according to the type of debug probe used.

To select the debug probe driver, follow the procedure below. (Figure 3.3.4.1)

- (1) Select the [Project] > [Options for {project} Target 'DebugFlash''] in the μ Vision menu.
- (2) Switch the [Debug] tab in the [Options for Target 'DebugFlash"] dialog.
- (3) Select the "J-Link/J-TRACE Cortex" from the drop-down list at the right side of [Use:] checkbox.
- (4) Click the [Settings] button at the right side of the above drop-down list.
- (5) Select the [SW] from the [Port:] drop-down list in the [Cortex JLink/JTrace Target Driver Setup] dialog box.
- (6) Click the all [OK] button to close all dialogs.

Notes:

- This setting needs to be done with J-Link connected to the PC.
- J-Link settings are applied to each peripheral circuit function project.



Figure 3.3.4.1 Debug Probe Selecting

3.3.5 Flash Loader Setting

Set up a flash loader to download the internal Flash memory for active projects. To set the flash loader, follow the procedure below. (Figure 3.3.5.1)

- (1) Select the [Project] > [Options for {project name} Target 'DebugFlash''] in the μ Vision menu.
- (2) Select the [Utilities] tab in the [Options for Target 'DebugFlash'] dialog, and click the [Settings] button in the [Configure Flash Menu Command].
- (3) Click the [Add] button in the [Cortex JLink / JTrace Target Driver Setup] dialog and select the flash loader "S1C31xxxint yyykB Flash" that matches the target MCU from [Add Flash Programming Algorithm].

If a flash loader other than the above is registered in [Programming Algorithm], click the [Remove] button to remove it.

(4) Enable the checkboxes, [Erase Sectors], [Program] and [Verify], in the [Download Function].

W. (M Options for Target 'DehugElash'
File Edit (1) Project Flash Debug Peripherals Tools SVCS Window Help	(2)
🗅 😭 🔲 🗿 Νεψ μVision Project	Device Target Output Listing User C/C++ Asm Linker Debug Utilities
New Multi-Project Workspace	Configure Flash Menu Command
Open Project	
Close Project	Use Debug Driver Settings 🔽 Update Target before Debugging
- MorkSpace	Init File:
Project: Manage	
⊕ ⁴ C Project:	C Use External Tool for Flash Programming
Select Device for Target	Command:
Project: Remove Item	Arguments:
Project: N° Options for adc12a - Target 'DebugFlash'	
Glean 'adc12a (DebugFlash)'	
Project: Build 'adc12a (DebugFlash)'	Configure Image File Processing (FCARM):
Project: Rebuild 'adc12a (DebugFlash)'	Output File: Add Output File to Group:
Batch Build	SRC 💌
Batch Setup	Image Files Boot Folder:
Project: STranslate Ctrl+F7	integer neer root root.
Project: Stop build	
Cortex JLink/JTrace Target Driver Setup Debug Trace Flash Download Download Function C Erase Full Chip Program C Erase Sectors Verify C Do not Erase Reset and Run Programming Algorithm Description Device Size Device Size Device Size Internet SIC31zzzz int 192KB Fla YYY k On-oc	Critic Content Content Content Kall Content Content Content Kall Kall Kall Content Kall Start: Content Content Kall Start: Content Content Kall Start: Size: Content Content Content Content Content

Figure 3.3.5.1 Flash Loader Setting

Seiko Epson Corporation

3.3.6 Project Build

To build an active project, select one of the build commands [Build] and [Rebuild] from the [Project] in the μ Vision menu (Figure 3.3.6.1).

Also, the batch build option to build the projects of all peripheral circuit function at once is available. To use the batch build option, select the [Project] > [Batch Build] in theµVision menu.



3

Figure 3.3.6.1 Build Commands

3.3.7 Project Download and Debug

Following a successful build, download the program image of the active project to MCU on the evaluation board. To download the program image, select the [Flash] > [Download] in μ Vision menu (Figure 3.3.7.1).

To start debugging, select the [Debug] > [Start/Stop Debug Session] in μ Vision menu (Figure 3.3.7.2).

W _s											
File	Edi	t V	/iew		Proj	ect	Flas	h	Debug	Peripherals	Тоо
	2	2	ø		¥	D	LOAD	D	ownload		F8
۲			1	•				Er	ase		
Project						C	onfigure F	lash Tools			

Figure 3.3.7.1 Download

¥						
File Edit View Project Flash	Debug	Peripherals To	ools SV	CS Wind	low Help	
📄 💕 🗑 🧭 🕺 🗛 🛍 👘	d Start	/Stop Debug Se	ession			Ctrl+F5
🔗 🕮 🏙 爹 🕶 🔜 🙀 De	E Ener	gy Measuremen	it without	t Debug		
Project	et Rese	t CPU				

Figure 3.3.7.2 Debug

4 Peripheral circuit sample software

Each peripheral circuit sample software shows how to use the peripheral circuit functions. About an overview of each peripheral circuit sample software, refer to main.c included in the target project. About the target peripheral circuits, refer to "S1C31xxx Technical Manual".

4

Table 4.1 shows a list of code sizes when the peripheral circuit sample software is built with IAR EWARM or MDK-ARM.

Example Project Name	IAR EWARM	MDK-ARM
	(Code size is 16 KB or less.)	(Code size is 32 KB or less.)
ADC12A	✓	✓
CLG	✓	✓
DMAC	✓	✓
I2CLCD32BI2C	✓	✓
LCD32B	✓	✓
MCD_LPM012M134B	-	-
MDC_LPM012M134B_SERFLASH	-	-
MDC_LS012B7DH02	-	-
PPORT	✓	✓
QSPI	✓	✓
QSPI_DMA	✓	✓
QSPI_MASTER	✓	✓
QSPI_SLAVE	✓	✓
REMCn	×	✓
RFC	✓	✓
RTCA	✓	✓
SNDA	✓	 ✓
SPI_MASTER	✓	✓
SPI_SLAVE	✓	 ✓
SVDn	✓	<
T16	✓	<
T16B	✓	<
TSRVR	-	-
UARTn	✓	<
USB_CDC	×	×
USB_HID		
USB_MSC	-	-
WDT2	×	×

Table 4.1 Code size of each peripheral circuit sample software

Note: Depending on the version of the IDE (Integrated development environment) or the build configuration of the IDE, the code size may exceed the size.

Revision History

				Attachment-1
Rev. No.	Date	Page	Category	Contents
Rev.1.00	1/15/2021	All	New	New create

PSON

International Sales Operations

FAX: +86-10-8522-1120

4th Floor, Tower 1 of China Central Place, 81 Jianguo Road, Chaoyang

America

Epson America, Inc.

Headquarter:

3840 Kilroy Airport Way Long Beach, California 90806-2452 USA Phone: +1-562-290-4677

San Jose Office: 214 Devcon Drive San Jose, CA 95112 USA Phone: +1-800-228-3964 or +1-408-922-0200

Europe

Epson Europe Electronics GmbH Riesstrasse 15, 80992 Munich, Germany FAX: +49-89-14005-110

Phone: +49-89-14005-0

Phone: +86-10-8522-1199

Asia

Shanghai Branch Room 1701 & 1704, 17 Floor, Greenland Center II, 562 Dong An Road, Xu Hui District, Shanghai, China Phone: +86-21-5330-4888 FAX: +86-21-5423-4677

Shenzhen Branch

Epson (China) Co., Ltd.

District, Beijing 100025 China

Room 804-805, 8 Floor, Tower 2, Ali Center, No.3331 Keyuan South RD(Shenzhen bay), Nanshan District, Shenzhen 518054, China FAX: +86-10-3299-0560 Phone: +86-10-3299-0588

Epson Taiwan Technology & Trading Ltd.

15F, No.100, Songren Rd, Sinyi Dist, Taipei City 110. Taiwan Phone: +886-2-8786-6688

Epson Singapore Pte., Ltd.

1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 FAX: +65-6271-3182

Epson Korea Co.,Ltd

10F Posco Tower Yeoksam, Teheranro 134 Gangnam-gu, Seoul, 06235, Korea Phone: +82-2-3420-6695

Seiko Epson Corp. Sales & Marketing Division

Device Sales & Marketing Department 29th Floor, JR Shinjuku Miraina Tower, 4-1-6 Shinjuku,

Shinjuku-ku, Tokyo 160-8801, Japan

Document Code: 414141900 First Issue January 2021 in JAPAN